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Abstract 
This paper proposes a much improved, accurate, fast and simple crosstalk model for coupled interconnect line considering 
the skin effect. It is time for VLSI designers to examine the crosstalk noise effects in their designs, so that they are free 
from noise. Hence, accurate noise modelling for RLC lines is critical for timing and system integrity analysis. Skin effect 
alters the values of the resistance and also the inductance, which in turn affects the system integrity in particular and its 
response as a whole. Till now the skin effect has been neglected for modelling the on-chip interconnects. This paper  
addresses a novel analytical model to find the impact of skin effect on the noise variation in RLC interconnect, without 
considering the skin effect modelling in inductance under ramp input. In the proposed work, the resistance variation due to 
the skin effect is considered in a two wire transmission line model. The correlation between the skin effect and noise is also 
considered. 
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1. Introduction 
In deep submicron technology, VLSI circuits usually consist of several parallel bus structures (collection of 
adjacent wires) which result in significant parasitic coupling effects. In  recent  years,  increase  in  bandwidth  
requirements  have  led  to  the  research  into  low-loss  on-chip  interconnects,  which  theoretically  can  
achieve  very  high bandwidth [1]. For integrated circuits in the deep  submicron  (DSM) technology, 
interconnects  play  an  important  role  in  determining  the  chip  performance  and  signal integrity.  In deep 
submicron design,  interconnect  delay  is  shown  to  be  ten  to  few hundred times larger than the intrinsic  
gate  delay  [2].   
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In order to reduce interconnect delay, wire-sizing is found to be an effective way.  On-chip  interconnect  
analysis  begins  with  an  in-depth  coverage  of  delay  metrics,  including  the  ubiquitous  Elmore delay [3] 
and its many variations. The study and analysis of interconnect line has become very important issue because  
as integrated circuit feature sizes continue to scale well below 0.18μm, active device counts are reaching  
hundreds of  millions [4]. The  amount  of  interconnects among the devices tends to grow super linearly with 
the transistor counts, and the chip area is often limited by the physical interconnect area. Due to these 
interconnect area limitation, the interconnect dimensions are scaled with the devices whenever possible. Wire 
sizing [5] is found to be effective in reducing interconnect delays. Continuous wire sizing is a well suited 
approach which describes the wire by a continuous shape function. Studies on Elmore delay model have found 
that optimal shape function is exponential or near exponential. As frequency increases, current density within 
the conductor varies in such a way that it tends to exclude magnetic flux inside the conductor. This situation 
results in an apparent increase in resistance of the conductor because maximum current is concentrated near the 
surface and edges of the conductor, and it also causes the effective  inductance of the conductor to decrease as 
frequency increases. As the technology has started working on the high frequencies, high frequency effects like 
skin effect and proximity effect have become significant. The reason behind the importance of considering such 
effect is that, these effects alters the system integrity at large scale.  
2. Basic Theory 
This is a well know fact that propagation delay increases with the skin effect in an on-chip interconnect. Skin 
effect will also affect the optimality of the system. The skin effect can be represented at the circuit level as a 
combination of frequency dependent resistance and inductance. However, frequency dependent circuit 
elements are not suitable for time-domain analysis, therefore, a circuit representation based on frequency 
independent elements is desirable [6]. When a transmission line model is necessary, either  a SPICE compatible 
distributed  RLC  model  is  used  or  else a  full transmission  line  model  is  needed. Which  is  chosen based 
on the accuracy needed and also  the  capability  of  an  available  circuit simulation program [7]. A wide range 
of models are used for interconnects depending on:  
 The accuracy required nets carrying analog signals need to be modelled more, 
  The amenability of the net for modelling,  
  The frequency of operation.  
As frequency increases, due to the magnetic field inside the conductors, the inner most shells gradually turn off 
and only the outer shells stay active, thus increasing the resistance and decreasing the internal inductance. This 
can also be achieved by parallel combination of impedance branches, where each branch will have a resistance 
and inductance in series as shown in the Figure (1) [8]:  
The Skin Effect is the tendency of high frequency current to concentrate near the outer edge or surface of a 
conductor, instead of flowing uniformly over the entire cross-sectional area of the conductor. The higher the 
frequency, the greater the tendency for this effect to occur. There are three possible reasons we might care 
about skin effect. The resistance of a conductor is inversely proportional to the cross-sectional area of the 
conductor. If the cross-sectional area decreases, the resistance goes up. The skin effect causes the effective 
cross sectional area to decrease. If we are concerned about controlled impedance traces and transmission line 
considerations, the skin effect causes trace termination techniques to become much more complicated. If the 
skin effect causes the effective cross sectional area of a trace to decrease and its resistance to increase, then the 
trace will heat faster and to a higher temperature at higher frequencies for the same level of current [9]. There 
are a number of approaches available where the on-chip interconnect is modelled as distributed RLC segments 
for accurate performance parameters modelling [10-14]. But these models do not consider the high frequency 
skin effect phenomena. 
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3. Proposed Work 
The proposed work is divided in two sub-sections. In the first sub-section, a novel analytical crosstalk model of 
RLC interconnect is proposed which does not included the skin effect; whereas, in the second sub-section, the 
skin effect is considered for interconnect modelling through simulation of the proposed RLC model. Note that 
the skin effect makes an adverse effect on the resistance and the inductance. However, this paper only 
considered the skin effect onto the resistance. The resistance increases with the skin effect; whereas, a decrease 
in the inductance is accounted. 
3.1 Crosstalk Modelling of RLC Interconnect Analysis Without  Skin Effect 
In this section a new analytical model of RLC interconnects is proposed. This analysis considers the following 
interconnect coupling circuit: 
 
Fig. 1.   Analytical Model of RLC interconnect 
 
Applying the simple loop analysis, the following equations are obtained in terms of RLC: 
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Taking the Laplace inverse transforms of (18) and with the help of (19)-(24), one can derive the explicit 
expression for )(tVco and it is given in (25). 
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The equation (25) describes the coupling noise voltage without the presence of skin effect phenomena. 
 
3.2 Crosstalk Modelling of RLC Interconnect With Skin Effect 
The skin effect is the tendency of high frequency current density to be highest at the surface of a conductor and 
then to decay exponentially towards the centre [15]. The resistance of a conductor is inversely proportional to 
the cross sectional area of the conductor. If the cross sectional area decreases, the resistance goes up. The skin 
effect causes the effective cross sectional area to decrease. Therefore, the skin effect causes the effective 
resistance of the conductor to increase [16]. It is simple to analyze the skin effect in a homogeneous conducting 
half space with the current parallel to the interface. Let the current is in z-direction and y axis is normal to the 
interface as shown in the Figure 2.  
 
Fig. 2. Homogeneous conducting half space 
 
If the angular frequency of the current is 
complex current density is found to be 
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The amplitude of the current density vector decreases 1/e of its value )0(zJ  at the boundary surface. This 
0
6 ,/1057 mS for iron 
1000,/107 rmS , for sea water 0,/4 mS , for wet soil 0,/01.0 mS . 
It is mentioned earlier that we have only considered the skin effect on resistance. So for calculating the total 
effect on the impedance we have to calculate the output impedance. 
From the Figure 1,  
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Skin effect on resistance can be calculated by using the following equations: 
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It is evident from the above equation that resistance increases as a function of the square root of the frequency 
due to the skin effect.  
Thus equation (25) can be used to find the closed form expression of the cross talk noise with skin effect. 
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4. Simulation Results And Discussions 
-chip interconnect and its 
performance under ramp input. It can be analyzed by the simulation result that the crosstalk noise voltage has 
been increased. This is due to the fact that skin effect has an adverse effect on the resistance, so with the 
existence of the skin effect the resistance is increased. This increase in the resistance in turn increases the delay 
which is undesirable in terms of speed of the chip. We now develop a simple model for distributed RLC 
interconnect line. The high-speed interconnect system consist of two coupled interconnect lines and ground and 
the length of the lines is d =10 mm. These lines are excited by the voltage source of 1.8 V with driver resistance 
of Rs. The extracted values for the parameters R, L, and C are given in Table 1 [17]. Figure 3 and 4 
demonstrate the behaviour of output node crosstalk noise voltage curve with and without considering the skin 
effect, respectively. 
 
 
 
 
820   V.Maheshwari et al. /  Procedia Technology  6 ( 2012 )  814 – 821 
Table1.  RLC parameters for a minimum- sized wires in a 0.18μm technology. 
Parameter(s) Value/m 
Resistance(R)  
Inductance(L) 270 nH/m 
Capacitance(C) 240 pF/m 
Coupling  
Capacitance(Cc) 
682.49 fF/m 
    
Table 2. Experimental result under Step input without skin effect 
Ex Rs  CL (fF) SPICE   
(nV) 
Proposed  
Model   
(nV) 
1 1 10 6.02 6.12 
2 5 50 18.26 18.21 
3 10 750 43.87 44.03 
4 50 1000 57.34 58.98 
5 100 1500 64.72 63.26 
 
Table 3. Experimental result under  input with skin effect 
Ex Rs  CL (fF) SPICE   
(nV) 
Proposed  
Model  (nV) 
1 1 10 43.21 45.98 
2 5 50 94.91 96.32 
3 10 750 167.54 165.25 
4 50 1000 197.45 186.83 
5 100 1500 207.87 208.11 
 
 
Fig. 3.   Output node noise with considering skin effect for 
 
 
Fig. 4.  Output node noise without considering skin effect 
 
 
We compare the crosstalk noise voltages  obtained from SPICE with those proposed model in both the cases 
i.e, with and without considering the skin effect on the interconnect lines. Table 2 and Table 3 compare the 
noise voltages obtained from SPICE with those found using the proposed model without and with considering 
skin effect. Note that the difference between the proposed model and the SPICE noise voltage is about 2% in 
both the cases. The simulation shows that failure to account for the skin effect leads to three different errors. 
First, since the internal inductance is included in the line parameters, the crosstalk voltage is overestimated. 
This error could be removed by including only the external inductance in the RLC model, but this would 
underestimate the inductive effect at low frequencies. Second, the attenuation suffered by the signal due to line 
resistance is underestimated. Finally, the higher inductance leads to a higher characteristic impedance and 
incorrectly predicts loss of matching at the input.  
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5. Conclusion 
We proposed a new methodology for skin effect equivalent circuits, based on the fitting of the transfer function 
to numerical simulations. It is shown that the methodology allows arbitrary accuracy in the modelling of the 
skin effect, and can be adapted to different situations and modelling requirements. We propose a method for the 
calculation for the skin effect of RLC interconnects. The proposed method of computing skin effect relies on 
the poles and residues of the transfer function and can be used in any kind of model order reduction technique. 
In this paper, we have also proposed a novel analytical crosstalk noise voltage model to find the impact of the 
skin effect on the noise in RLC interconnect without considering the skin effect on inductance because the 
value of the resistance increases dramatically with compare to the value of inductance. This paper also reflects 
that the skin effect and the crosstalk noise increases rapidly in comparison to the ramp input. Simulation results 
demonstrate the validity and correctness of our proposed model. 
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